(China (Mainland))
Product Summary
The IS42S16800A-7TL is the 16Meg x 8, 8Meg x16, 4Meg x 32 128-Mbit synchronous DRAM which achieves high-speed data transfer using pipeline architecture. The IS42S16800A-7TL 128Mb SDRAM includes an AUTO REFRESH MODE, and a power-saving, power-down mode. All signals are registered on the positive edge of the clock signal, CLK. All inputs and outputs are LVTTL compatible. Programmable READ or WRITE burst lengths consist of 1, 2, 4 and 8 locations or full page, with a burst terminate option.
Parametrics
IS42S16800A-7TL absolute maximum ratings: (1)Maximum Supply Voltage: –0.5 to +4.6 V; (2)Maximum Supply Voltage for Output Buffer: 0.5 to +4.6 V; (3)Input Voltage: –0.5 to +4.6 V; (4)Output Voltage: –0.5 to +4.6 V; (5)Allowable Power Dissipation: 1 W; (6)Output Shorted Current: 50 mA; (7)Operating Temperature: 0 to +70 ℃, –40 to +85℃; (8)Storage Temperature: –55 to +125 ℃.
Features
IS42S16800A-7TL features: (1)Clock frequency: 166,143,100 MHz; (2)Fully synchronous; all signals referenced to a positive clock edge; (3)Internal bank for hiding row access/precharge; (4)Power supply: VDD=3.3V, VDDQ=3.3V; (5)LVTTL interface; (6)Programmable burst length (1, 2, 4, 8, full page); (7)Programmable burst sequence: Sequential/Interleave; (8)Auto Refresh (CBR); (9)Self Refresh with programmable refresh periods; (10)4096 refresh cycles every 64 ms; (11)Random column address every clock cycle; (12)Burst read/write and burst read/single write operations capability; (13)Burst termination by burst stop and precharge command; (14)Industrial Temperature Availability; (15)Lead-free Availability.
Diagrams
 |
 IS421 |
Other |
|
Data Sheet |
Negotiable |
|
||||
|
IS422 |
Other |
|
Data Sheet |
Negotiable |
|
||||
|
IS42G32256 |
Other |
|
Data Sheet |
Negotiable |
|
||||
|
IS42LS16800A |
Other |
|
Data Sheet |
Negotiable |
|
||||
|
IS42LS32400A |
Other |
|
Data Sheet |
Negotiable |
|
||||
|
IS42LS81600A |
Other |
|
Data Sheet |
Negotiable |
|
||||
